転職・求人情報の詳細をご覧になる場合は会員登録(無料)が必要です
部署・役職名 | DFT Engineer |
---|---|
職種 | |
業種 | |
勤務地 | |
仕事内容 |
• Defect modeling and test methodology development for advanced process nodes, advanced packaging technologies • Perform top/block-level DFT insertion including scan compression, boundary scan, 1500 wrapper, ATPG and pattern simulation • Verify DFT circuitry and interface with other blocks, debug timing simulation issues • Closely work with physical design team to resolve timing constraints/issues • Be able to quickly understand problem statements and innovate solutions for DFT, diagnosis and yield learning • Work independently and own the task from DFT specification to final pattern delivery |
労働条件 | 屋内禁煙、屋内原則禁煙(喫煙室あり) |
応募資格 |
【必須(MUST)】 • BCH and above in EE, CS related fields.• 3-15 years of hands-on experience with DFT and test flow with commercial EDA tools for large and complex SOCs • Strong fundamental knowledge of DFT techniques include JTAG, ATPG, yield learning, logic diagnosis, Scan compression, IEEE 1500 Std. and MBIST • Experience with Synopsys DFT Complier, Tetramax and VCS is required. Experience with Tessent and Modus/Encounter tool suite is a plus • Strong programming skills in Python/TCL and shell scripting is required • Proficiency in English is a must |
更新日 | 2021/10/06 |
求人番号 | 1903494 |
採用企業情報
この求人の取り扱い担当者
転職・求人情報の詳細をご覧になる場合は会員登録(無料)が必要です